? semiconductor components industries, llc, 2000 march, 2000 rev. 5 1 publication order number: mc10h645/d
the mc10h645 is a single supply, low skew, ttl i/o 1:9 clock driver. devices in the motorola h600 clock driver family utiize the 28lead plcc for optimal power and signal pin placement. the device features a 24ma ttl ouput stage with ac performance specified into a 50pf load capacitance. a 2:1 input mux is provided on chip to allow for distributing both system and diagnostic clock signals or designing clock redundancy into a system. with the sel input held low the do input will be selected, while the d1 input is selected when the sel input is forced high. ? low skew typically 0.65ns within device ? guaranteed skew spec 1.25ns parttopart ? input clock muxing ? differential ecl internal design ? single supply ? extra ttl and ecl power/ground pins pin names pin function gt vt ve ge dn q0 q8 sel ttl ground (0v) ttl v cc (+5.0v) ecl v cc (+5.0v) ecl ground (0v) ttl signal input ttl signal outputs ttl mux select logic diagram q0 pinout: 28lead plcc (top view) 1 gt q5 vt q4 vt q3 gt gt q6 vt q7 vt q8 gt q2 vt q1 vt q0 gt 567891011 25 24 23 22 21 20 19 26 27 28 2 3 4 18 17 16 15 14 13 12 gt q1 q2 q3 q4 q5 q6 q7 q8 q q sel s s d1 d0 ttl inputs ttl outputs d0 d0 d1 d1 mux nc d0 d1 ve sel ge nc http://onsemi.com device package shipping ordering information mc10h645fn plcc28 37 units/rail marking diagram a = assembly location wl = wafer lot yy = year ww = work week plcc28 fn suffix case 776 10h645 awlyyww 1 mc100h645fn plcc28 37 units/rail
mc10h645 http://onsemi.com 2 pin descriptions pin symbol description pin symbol description 1 2 3 4 5 6 7 8 9 10 11 12 13 14 q4 vt q3 gt gt q2 vt q1 vt q0 gt nc ge sel signal output (ttl) ttl v cc (+5.0v) signal output (ttl) ttl ground (0v) ttl ground (0v) signal output (ttl) ttl v cc (+5.0v) signal output (ttl) ttl v cc (+5.0v) signal output (ttl) ttl ground (0v) no connection ecl ground select input (ttl) 15 16 17 18 19 20 21 22 23 24 25 26 27 28 ve d1 d0 nc gt q8 vt q7 vt q6 gt gt q5 vt ecl v cc (+5.0v) signal input (ttl) signal input (ttl) no connection ttl ground (0v) signal output (ttl) ttl v cc (+5.0v) signal output (ttl) ttl v cc (+5.0v) signal output (ttl) ttl ground (0v) ttl ground (0v) signal output (ttl) ttl v cc (+5.0v) truth table d0 d1 sel q l h x x x x l h l l h h l h l h absolute ratings (do not exceed) symbol characteristic value unit ve (ecl) power supply voltage 0.5 to +7.0 v vt (ttl) power supply voltage 0.5 to +7.0 v vi (ttl) input voltage 0.5 to +7.0 v v out disabled 3state output 0.0 to v t v t stg storage temperature 65 to 150 c t amb operating temperature 0.0 to +85 c dc characteristics (vt = ve = 5.0v 5%) 0 c 25 c 85 c symbol characteristic min max min max min max unit condition i ee power supply current ecl 30 30 30 ma ve pin i cch ttl 30 30 30 ma total all vt pins i ccl 35 35 35 ma v oh output high voltage 2.5 2.0 2.5 2.0 2.5 2.0 v i oh = 3.0ma i oh = 15ma v ol output low voltage 0.5 0.5 0.5 v i ol = 24ma i os output short circuit current 100 225 100 225 100 225 ma v out = 0v
mc10h645 http://onsemi.com 3 ttl dc characteristics (vt = ve = 5.0 v 5%) 0 c 25 c 85 c symbol characteristic min max min max min max unit condition v ih v il input high voltage input low voltage 2.0 0.8 2.0 0.8 2.0 0.8 v i ih input high current 20 100 20 100 20 100 m a v in = 2.7 v v in = 7.0 v i il input low current 0.6 0.6 0.6 ma v in = 0.5 v v oh output high voltage 2.5 2.0 2.5 2.0 2.5 2.0 v i oh = 3.0 ma i oh = 24 ma v ol output low voltage 0.5 0.5 0.5 v i ol = 24 ma v ik input clamp voltage 1.2 1.2 1.2 v i in = 18 ma i os output short circuit current 100 225 100 225 100 225 ma v out = 0 v ac characteristics (vt = ve = 5.0v 5%) 0 c 25 c 85 c symbol characteristic min max min max min max unit condition t plh propagation delay d 0 to output only q0q8 4.8 5.8 4.8 5.8 5.2 6.2 ns cl = 50pf t plh propagation delay d 1 to output 4.8 5.8 4.8 5.8 5.2 6.2 ns t phl propagation delay d 0 to output d 1 to output 4.8 4.8 5.8 5.8 4.8 4.8 5.8 5.8 5.2 5.2 6.2 6.2 ns t skpp parttopart skew d 0 to output only 1.0 1.0 1.0 ns t skwd * withindevice skew d 0 to output only 0.65 0.65 0.65 ns t plh propagation delay sel to q q0q8 4.5 6.5 5.0 7.0 5.2 7.2 ns cl = 50pf t r t f output rise/fall time 0.8v to 2.0v q0q8 0.5 0.5 2.5 2.5 0.5 0.5 2.5 2.5 0.5 0.5 2.5 2.5 ns cl = 50pf t s setup time sel to d 1.0 1.0 1.0 ns * withindevice skew defined as identical transitions on similar paths through a device. duty cycle specifications (0 c ta 85 c; duty cycle measured relative to 1.5v) symbol characteristic min nom max unit condition pw range of v cc and cl to meet min pulse width (high or low) at f out 50mhz v cc cl pw 4.875 10.0 9.0 5.0 5.125 50.0 11.0 v pf ns all outputs
mc10h645 http://onsemi.com 4 package dimensions plcc28 fn suffix plastic plcc package case 77602 issue d notes: 1. datums l, m, and n determined where top of lead shoulder exits plastic body at mold parting line. 2. dimension g1, true position to be measured at datum t, seating plane. 3. dimensions r and u do not include mold flash. allowable mold flash is 0.010 (0.250) per side. 4. dimensioning and tolerancing per ansi y14.5m, 1982. 5. controlling dimension: inch. 6. the package top may be smaller than the package bottom by up to 0.012 (0.300). dimensions r and u are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs and interlead flash, but including any mismatch between the top and bottom of the plastic body. 7. dimension h does not include dambar protrusion or intrusion. the dambar protrusion(s) shall not cause the h dimension to be greater than 0.037 (0.940). the dambar intrusion(s) shall not cause the h dimension to be smaller than 0.025 (0.635). n m l v w d d y brk 28 1 view s s lm s 0.010 (0.250) n s t s lm m 0.007 (0.180) n s t 0.004 (0.100) g1 g j c z r e a seating plane s lm m 0.007 (0.180) n s t t b s lm s 0.010 (0.250) n s t s lm m 0.007 (0.180) n s t u s lm m 0.007 (0.180) n s t z g1 x view dd s lm m 0.007 (0.180) n s t k1 view s h k f s lm m 0.007 (0.180) n s t dim min max min max millimeters inches a 0.485 0.495 12.32 12.57 b 0.485 0.495 12.32 12.57 c 0.165 0.180 4.20 4.57 e 0.090 0.110 2.29 2.79 f 0.013 0.019 0.33 0.48 g 0.050 bsc 1.27 bsc h 0.026 0.032 0.66 0.81 j 0.020 0.51 k 0.025 0.64 r 0.450 0.456 11.43 11.58 u 0.450 0.456 11.43 11.58 v 0.042 0.048 1.07 1.21 w 0.042 0.048 1.07 1.21 x 0.042 0.056 1.07 1.42 y 0.020 0.50 z 2 10 2 10 g1 0.410 0.430 10.42 10.92 k1 0.040 1.02
mc10h645 http://onsemi.com 5 notes
mc10h645 http://onsemi.com 6 notes
mc10h645 http://onsemi.com 7 notes
mc10h645 http://onsemi.com 8 on semiconductor and are trademarks of semiconductor components industries, llc (scillc). scillc reserves the right to make changes without further notice to any products herein. scillc makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does scillc assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. atypicalo parameters which may be provided in scill c data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. all operating parameters, including atypicalso must be validated for each customer application by customer's technical experts. scillc does not convey any license under its patent r ights nor the rights of others. scillc products are not designed, intended, or authorized for use as components in systems intended for surgical implant into t he body, or other applications intended to support or sustain life, or for any other application in which the failure of the scillc product could create a sit uation where personal injury or death may occur. should buyer purchase or use scillc products for any such unintended or unauthorized application, buyer shall indemnify and hold scillc and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that scillc was negligent regarding the design or manufacture of the part. scillc is an equal opportunity/affirmative action employer. publication ordering information asia/pacific : ldc for on semiconductor asia support phone : 3036752121 (tuefri 9:00am to 1:00pm, hong kong time) toll free from hong kong 80044223781 email : onlitasia@hibbertco.com japan : on semiconductor, japan customer focus center 4321 nishigotanda, shinagawaku, tokyo, japan 1418549 phone : 81357402745 email : r14525@onsemi.com fax response line : 3036752167 8003443810 toll free usa/canada on semiconductor website: http://onsemi.com for additional information, please contact your local sales representative. mc10h645/d north america literature fulfillment : literature distribution center for on semiconductor p.o. box 5163, denver, colorado 80217 usa phone : 3036752175 or 8003443860 toll free usa/canada fax : 3036752176 or 8003443867 toll free usa/canada email : onlit@hibbertco.com n. american technical support : 8002829855 toll free usa/canada europe: ldc for on semiconductor european support german phone: (+1) 3033087140 (mf 2:30pm to 5:00pm munich time) email: onlitgerman@hibbertco.com french phone: (+1) 3033087141 (mf 2:30pm to 5:00pm toulouse time) email: onlitfrench@hibbertco.com english phone: (+1) 3033087142 (mf 1:30pm to 5:00pm uk time) email: onlit@hibbertco.com
|
